High performance multi-GPU computing becomes an inevitable trend due to the ever-increasing demand on computation capability in emerging domains such as deep learning, big data and planet-scale simulations. However, the lack of deep understanding on how modern GPUs can be connected and the real impact of state-of-the-art interconnect technology on multi-GPU application performance become a hurdle. In this paper, we fill the gap by conducting a thorough evaluation on five latest types of modern GPU interconnects: PCIe, NVLink-V1, NVLink-V2, NVLink-SLI and NVSwitch, from six high-end servers and HPC platforms: NVIDIA P100-DGX-1, V100-DGX-1, DGX-2, OLCF's SummitDev and Summit supercomputers, as well as an SLI-linked system with two NVIDIA Turing RTX-2080 GPUs. Based on the empirical evaluation, we have observed four new types of GPU communication network NUMA effects: three are triggered by NVLink's topology, connectivity and routing, while one is caused by PCIe chipset design issue. These observations indicate that, for an application running in a multi-GPU node, choosing the right GPU combination can impose considerable impact on GPU communication efficiency, as well as the application's overall performance. Our evaluation can be leveraged in building practical multi-GPU performance models, which are vital for GPU task allocation, scheduling and migration in a shared environment (e.g., AI cloud and HPC centers), as well as communication-oriented performance tuning.
Our evaluation leads to the following major findings:
For intra-node GPU peer-to-peer communication, we address three types of NUMA effects due to specific position, connectivity and routing choice, respectively, for NVLink. We also find a new type of NUMA effect for PCIe, labeled as anti-locality. On the other hands, NV-SLI and NVSwitch are fully-connected and UMA. For intra-node GPU collective communication, the latency of all interconnects increase linearly with more participant GPUs as expected. However, the bandwidth declines for PCIe while increases for NVLink due to distinct network topology (i.e., tree versus hypercube). In addition, both NVLinks and NVSwitch show ideal overall bandwidth with balanced number of GPUs (i.e., 4, 8, 16) , but reduced bandwidth with unbalanced number of GPUs (e.g., 3 and 5 for NVLink while 9-15 for NVSwitch in terms of all_gather and reduce_scatter). For inter-node GPU peer-to-peer communication: On SummitDev, GPUDirect-RDMA essentially exhibits inferior performance than copying through pinned system memory, while the performance even degrades with larger data arrays. On Summit, GPUDirect-RDMA always exhibits the best performance; the performance degradation with larger data-array also disappears. For inter-node GPU collective communication, both latency and bandwidth keep almost unchanged with more participant nodes (except all_reduce on SummitDev). Meanwhile, all_gather and reduc-e_scatter exhibit significantly lower than average bandwidth when there are 3 or 5 nodes in the communication for SummitDev, and 3, 5, 6 or 7 nodes for Summit.
Regarding general applications, for intra-node scaleup communication, unless the original CPU-centric distributive programming model can be adjusted to a GPU-centric programming model, hardly existing multi-GPU implementation can benefit from a faster GPU interconnect such as NVLink since the bottleneck is essentially the communication between CPU and GPUs; for inter-node scale-out communication, enabling GPUDirect and pinned host memory can generally bring performance gain. The major problem, however, is the programmability issue (e.g., integrating NCCL and MPI).
MODERN GPU INTERCONNECT
We focus on six types of modern GPU interconnect: PCIe, NVLink-V1, NVLink-V2, NV-SLI, NVSwitch, and GPUDirectenabled InfiniBand. Table 1 lists the platforms we used for evaluation. For GPU-GPU communication, P100-DGX-1, V100-DGX-1 are for evaluating PCIe, NVLink-V1 and NVLink-V2. SLI is for NV-SLI. DGX-2 is for NVSwitch. Sum-mitDev and Summit are for assessing inter-node InfiniBand interconnect with GPUDirect-RDMA. We first briefly review every technology.
PCIe
Peripheral-Component-Interconnect-Express-Bus (PCIe), is a high-speed serial computer expansion bus standard. Traditionally, a GPU-integrated system connect one or multiple GPU devices to the CPUs via PCIe. However, compared to the interconnect between CPU and DRAM, PCIe is much slower. It often becomes a major performance bottleneck for GPU-acceleration [8] , [9] , [10] . Such a condition exacerbates when PCIe based GPU P2P communication is adopted [4] .
The dash-lines in Fig. 1A illustrate how the eight GPUs are interconnected by PCIe (and QPI) in DGX-1. As is shown, the PCIe network in DGX-1 forms a balanced tree structure, e.g., GPU-0 and GPU-1 are connected via a PCIe switch. The switch is further connected to CPU Socket-0. Similar scenarios apply to other GPUs. Finally, the dual CPU sockets are bridged by QuickPath Interconnect or QPI [11] . PCIe in DGX-2 also form a tree-based topology, but adopts two-level PCIe switches, as shown in Fig. 4 .
NVLink-V1
Known as the first generation of NVLink, NVLink-V1 is a wire-based communication interface for near-range devices based on High-Speed-Signaling-Interconnect (NVHS) [4] , [12] . It supports P2P communication that enables CPU-GPU or "Arch" refers to GPU architecture generation. "SP/DP GFlops" refer to GPU theoretical single/double floating-point performance. "Rtm" refers to CUDA runtime version. GPU-GPU linking. It allows direct read and write on remote CPU's host-memory and/or peer GPU's device-memory. Remote atomic operations are also feasible. NVLink is bidirectional; each link consists of two sublinks -one for each direction. Each sublink further contains eight differential NVHS lanes. An embedded clock is integrated for transmission. The packet size varies from 16 bytes to 256 bytes (one 128-bit flit to sixteen 128-bit flits). The communication efficiency is strongly correlated to the packet size. Overall, it is reported to be twice as efficient as PCIe [12] . An NVLink can be viewed as a cable with two terminalplugs whereas each GPU incorporates several NVLink slots. How these slots are connected via the NVLink cables dictate the topology and bandwidth of the GPU network. Multiple cables can be ganged together to enhance bandwidth when they are linking the same endpoints. A Pascal-P100 GPU has quad NVLink slots. Therefore, for a dual-GPU system, a direct setting would be two GPUs connected by four NVLinks, leading to 4Â bandwidth of a single link.
P100-DGX-1. The GPU network topology for DGX-1 is known as Hypercube Mesh. As shown in Fig. 1A , each GPU occupies a corner of the cube and all the 12 edges are NVLink connections. For the upper and lower planes, the diagonals are also connected, forming two fully-connected subsets. Such a topology design is balanced, with stronger connectivity inside a plane. In other words, accessing within a plane is UMA, while accessing nodes across planes leads to NUMA (when they are not directly linked, e.g., from GPU-0 to GPU-7). In fact, NVLink is not self-routed when the two terminals are not directly linked. It relies on explicit routing through a userspecified intermediate node.
SummitDev. The interconnect topology inside a machine node in SummitDev is illustrated in Fig. 2A . As can be seen, the four P100 GPUs per node are partitioned into two subsets or islands; two GPUs per subset, forming a dumbbell shape topology. A subset, together with a Power-8 CPU socket, constituting a triple-node fully-connected subnetwork. Every two nodes (either CPU or GPU) in a subnetwork are connected by two NVLink-V1 links. The two subnetworks communicate via an X-Bus at 38 GB/s. Note, unlike DGX-1, there is no direct connection between GPUs from separated subnetworks, as all the four NVLink slots of the P100 GPUs have already been occupied.
NVLink-V2
The second generation of NVLink improves per-link bandwidth and adds more link-slots per GPU: in addition to 4 linkslots in P100, each V100 GPU features 6 NVLink slots; the bandwidth of each link is also enhanced by 25 percent. Besides, a low-power operating mode is introduced for saving power in case a link is not being heavily exploited. The extra two link-slots have enabled certain alternation to the original network topology.
V100-DGX-1. Shown in Fig. 1B , the V100-DGX-1 does not choose to further strengthen the connectivity within a plane, but forming a fast Backbone Ring inside the Hypercube-Mesh network. Each connection in this ring enables 2Â bandwidth compared to other links. We suspect this is to improve the efficiency of collective communication, as further discussed in Section 3.2.
Summit. Fig. 2B shows the interconnect network topology for a machine node in Summit. The six GPUs are also organized in a dual-island dumbbell shape topology, but each with three GPUs. A subset, together with a Power-9 CPU socket, form a quad-node fully-connect subnetwork. Every two nodes (either CPU or GPU) in a subnetwork are connected by two NVLink-V2 links. The two subnetworks are connected again via an X-Bus, at 64 GB/s. With one more node in the subnetwork, all the 6 NVLink slots per V100 GPU are fully utilized; there is no GPU direct connection between subsets.
NVLink-SLI
Scalable Link Interface (SLI) [13] , or Crossfire [14] , are traditionally used for graphic purposes only [15] . However, the recent Turing architecture GPUs (e.g., TU102, TU104) bring with them a new form of high-speed multi-GPU bridge, based on the NVLink-V2 interconnect technology. The bridge pairs up two GPUs so they can communicate with each other and corender games, co-run GPGPU tasks, or co-share GPU memory spaces. In our SLI platform, the TU104 based RTX2080 GPU offers one x8 NVLink-V2 links, with up to 25 GB/s per direction per link, delivering an aggregate bidirectional bandwidth of 50 GB/s. Only two-way NVLink-SLI is supported for Turing GPUs.
NVSwitch
NVSwitch [16] is proposed mainly to address all-to-all communication in many emerging applications such as deep neural network training. NVSwitch currently only appears in DGX-2. The topology for NVSwitch and PCIe in DGX-2 are shown in Figs. 3 and 4, respectively. NVSwitch is an NVLink-V2 based switch chip for intra-node communication, featuring 18 ports of NVLink per switch. Shown in Fig. 3 , there are two baseboards; each contains 6 NVSwitches and hosts 8 GPUs. This is because a V100 GPU incorporates 6 NVLink slots, being able to connect to 6 NVSwitches simultaneously, each target per link, at 50 GB/s bidirectional bandwidth. Each NVSwitch is a 18 x 18 fully connected non-blocking crossbar:
(1) 8 of the 18 ports are used for intra-baseboard Both platforms adopt dual-island structure, with each island or subset comprising three or four fully-interconnected nodes; these nodes are linked by two NVLinks per pair (NVLink-V1 for SummitDev and NVLink-V2 for Summit). To keep data integrity, Cyclical Redundancy Coding (CRC) is imposed to detect NVLink transfer errors and replay the transfer when necessary. Error-Correcting Codes (ECC) is enabled for the datapaths, routing, and state structures. In addition, final hop-address fidelity checks and buffer over/ under-flow checks can be enforced in NVSwitch. To avoid illegal out-of-range access, a fabric manager monitors the routing tables for each particular application.
InfiniBand with GPUDirect-RDMA
GPUDirect InfiniBand. We will not discuss InfiniBand [17] itself since it is already widely used for HPC platforms today and has been extensively studied. Instead, we focus on its relation with GPU. Since the Kepler architecture, NVIDIA GPUs have introduced GPUDirect-RDMA [18] (Correspondingly, AMD proposed ROCn-RDMA [19] ). It enables thirdparty PCIe devices, especially the IB Host-Channel-Adapter (i.e., HCA) to directly access GPU device memory via PCIe without any assistance from CPU or staging through the main memory, which significantly improves the efficiency of inter-node GPU communication. To achieve IB RDMA, GPU vendors offer an OS kernel extension to return a DMA bus mapping for GPU device memory. When a user creates an IB region, it signals the IB driver with the target address of the GPU device memory. IB driver then calls a routine to obtain the DMA mapping. Finally, a normal IB virtual memory structure is returned to the user program as if it targets normal CPU memory. GPUDirect-RDMA is enabled for both SummitDev and Summit.
GPU INTERCONNECT MICROBENCHMARKING
We evaluate the basic characteristics of the six GPU interconnects using the microbenchmarks (listed in Table 2 ) from the Tartan Benchmark Suite [25] on the platforms listed in Table 1 , focusing on both Peer-to-Peer (P2P) and Collective (CL) communication patterns. For intra-node P2P, we especially concentrate on assessing the new node-level NVLink, NVSwitch and NV-SLI technologies in terms of topology, latency, bandwidth, efficiency on message size and NUMA effects. For inter-node P2P, we discuss properties such as latency, bandwidth and efficiency on message size. We use cudaEvent to measure the latency and calculate the bandwidth. Fig. 5 shows the start-up communication latency (i.e., raw latency for transmitting the shortest message) among arbitrary pair of GPUs via PCIe and NVLink for the P100 and V100 DGX-1 platforms. As already mentioned, NVLink is not P2P self-routed; for GPUs that are not directly connected by NVLink (e.g., G0 and G5 in Fig. 1 ), there are two routing paths that only require a single transit (e.g., from G0 to G5, either G1 or G4 can be the router). In such scenarios, Fig. 5 shows the path exhibiting shorter latency.
Intra-Node P2P Communication

Start-Up Latency
PCIe Latency. Figs. 5A and 5B demonstrate that the communication latency for accessing different pairs of GPUs via PCIe are similar, implying that no NUMA effects appear in latency through PCIe. In other words, the three types of latency by going through one PCIe switch (e.g., G0 and G1), across local CPU socket (e.g., G0 and G2), and across the QPI bridge (e.g., G0 and G6) in Fig. 1 are roughly the same. Meanwhile, comparing Figs. 5A and 5B, the PCIe latency is increased slightly (e.g., from green to light blue) from P100-DGX-1 to V100-DGX-1. As the bandwidth keeps unchanged, this may suggest a deeper communication pipeline design in V100-DGX-1 with Little's Law [26] . NVLink V1&V2 Latency. Compared to PCIe in Figs. 5A and 5B, NVLink in Figs. 5C and 5D shows significant NUMA effects. For nodes that are directly connected, the latency is around 9 ms; for nodes that require manual routing, the latency is increased by about 2x for P100-DGX-1 and 3x for V100-DGX-1. Again, we observe that NVLink-V2 exhibits higher latency than NVLink-V1, potentially due to a deeper pipeline or lower operating frequency.
NV-SLI Latency. Fig. 8 shows the latency for PCIe and NV-SLI in the SLI platform. For the dual-GPU system, there are three latency levels: local access which is about 5 ms; NV-SLI access to the opposite GPU which is about 8 ms; and PCIe access to the opposite GPU, which is about 13 ms. Note, the two GPUs are directly linked by NV-SLI without any intervention from other units such as CPU, DMA, etc.
NVSwitch Latency. Fig. 11 shows the latency for PCIe and NVSwitch in the DGX-2 platform. There are in total 16 GPUs in the system, so the grid is much finer. The pattern is very regular: all the remote access are homogeneous, either for PCIe or NVSwitch, confirming that NVSwitch is all-to-all fully-connected. Although accessing GPUs on the other baseboard incurs two switch hops, we can see that the difference of latency is very small, almost negligible. PCIe Unidirection Bandwidth. From Figs. 6A and 6B, we can observe slight NUMA effects on PCIe accesses: two GPUs sharing the same PCIe switch (e.g., G2 and G3 in Fig. 1 ) exhibit lower bandwidth in the measurement. For other GPUs, no matter whether sharing the same socket, the bandwidth appears to be the same. Similar effects have also been observed in Fig. 12A , in which four GPUs sharing the same Level-2 PCIe switch (e.g., G0 to G3 in Fig. 4 ) deliver lower bandwidth.
Sustainable Bandwidth
PCIe Bidirection Bandwidth. The NUMA effects on bidirectional bandwidth for GPUs sharing the same PCIe switch (e.g., Figs. 7A and 7B, Fig. 13A ) are much more prominent than those on unidirection bandwidth. The PCIe NUMA effect here is an interesting novel observation: it describes a scenario that nearby access presenting lower performance than remote access. We label such a NUMA effect as "anti-locality". To the best of our knowledge, few existing work have discussed this phenomenon before, without mentioning leveraging it for performance tuning practice. The anti-locality effect is possibly due to the unbalanced physical signal paths on the PCIeswitch chipsets [27] . Note, this PCIe anti-locality effect is only observed for bandwidth.
NVLink Unidirection Bandwidth. The NVLink scenario is more complicated. For NVLink-V1 in Fig. 6C , there are three connection types: local access, neighboring nodes directly connected by NVLink, and remote nodes requiring additional routing, corresponding to the topology illustrated in Fig. 1A . For NVLink-V2 in Fig. 6D , there are four connection types: local access, close neighboring nodes connected by dual links (i.e., the "backbone ring"), general neighboring nodes connected by one link, and remote nodes, corresponding to the topology in Fig. 1B . As such, there are three types of NUMA effects for NVLink:
NUMA among neighbors and remote nodes for NVLink-V1 and V2 on both latency and bandwidth. NUMA among neighbor nodes for NVLink-V2. This is due to different number of links (either 1 or 2) to connect neighboring nodes in V100-DGX-1. Typically, the latency remains similar but these two types of links introduce bandwidth difference. NUMA among remote nodes for NVLink-V2. This is caused by the choice of routing. Figs. 6C and 6D show the bandwidth disparity for choosing different paths. NVLink Bidirection Bandwidth. The three types of NVLink NUMA effects for bidirectional bandwidth are much more obvious than that for unidirectional bandwidth, as discussed in the caption of Fig. 7 .
NV-SLI Unidirection Bandwidth. Since NV-SLI only incorporates two GPUs, where the communication is symmetric, showing no NUMA effect in Fig. 9B .
NV-SLI Bidirection Bandwidth. The bidirectional condition is similar to unidirection condition, except that the bandwidth doubles, as shown in Fig. 10B .
NVSwitch Unidirection Bandwidth. Shown in Fig. 12B , the bandwidth for all remote access through NVSwitch are consistent or UMA, implying that one more NVSwitch hop does not degrade bandwidth.
NVSwitch Bidirection Bandwidth. Bidirection bandwidth condition is similar, except that the bandwidth doubles, as shown in Fig. 13B .
Routing
For all the GPU interconnects we discuss here, only the one for remote access in the DGX-1s via NVLink may require explicit routing. Here, we further explore the NUMA effects on alternative routing choices. For demonstration purposes, we take G0 in Fig. 1 as the source node for P2P communication. There are three remote nodes for G0: G5, G6 and G7. From G0 to G5, either G1 or G4 can be specified for routing. From G0 to G6, either G2 or G4 can be selected; and from G0 to G7, either G3 or G4 can be selected. We use microbenchmarks from Tartan to measure the latency, unidirection bandwidth and bidirection bandwidth of each routing path from G0 to G5, G6, G7 respectively on both DGX-1 platforms. Fig. 14 shows the results for unidirection and bidirection bandwidth. As can be seen, for NVLink-V1 in P100-DGX-1, there are no NUMA effects; all the bars appear in the same height. This is because the NVLinks in P100-DGX-1 are isomorphic -any connection incorporates just one link. However, for NVLink-V2 in V100-DGX-1, different scenarios emerge based on how many dual-bandwidth links a route goes through, e.g., the lowest bandwidth occurs from G0!G2!G6 while the highest is triggered by routing G0!G4!G7. Nevertheless, the latency remains similar for all scenarios (not shown in the figures). Fig. 15 illustrates the P2P latency, unidirection and bidirection bandwidth with respect to message size via PCIe, NVLink-V1 and V2 for P100-DGX-1 and V100-DGX-1. Fig. 16 illustrates the plot for NV-SLI and PCIe in the SLIsystem. Fig. 17 illustrates the plot for NVSwitch and PCIe in the DGX-2 system.
Efficiency on Message Size
Latency. The latency remains unchanged for data communication less than or equal to 16 KB for P100-DGX-1 (except local access). For V100-DGX-1, this value increases to 64 KB, suggesting higher link bandwidth to saturate and deeper communication pipeline on NVLink-V2. The conditions are similar for SLI and NVSwitch in the SLI and DGX-2 platforms. The interesting observation is that in Fig. 17 , there is slight divergence for PCIe-local (including PCIe-neighbor and PCIe-one-switch) and PCI-remote access latency with large messages (i.e., !4 MB).
Bandwidth. For unidirection bandwidth, it can be seen that the interconnect starts to saturate at about 2 22 ¼4 MB for both NVLink-V1 and V2, implying that to reach the optimal sustainable bandwidth of the interconnect, one needs at least 4 MB data to transmit at a time. This is also true for bidirection bandwidth in Figs. 15E and 15F. In addition, observing the fact that the latency starts to increase at 16 and 64 KB, but the bandwidth begins to saturate at 4 MB, implies that from 64 KB, we suffer from extra delay, but still gain overall bandwidth improvement until the bandwidth saturation point. For DGX-2 NVSwitch uni-and bidirection bandwidth in Figs. 17B and 17C, we see that NVSwitch-one-hop and NVSwitch-two-hop curves are fully aligned, confirming that accessing remote baseboard imposes no extra overhead. For PCIe bidirection bandwidth in Fig. 17C , the observation is that when message size is larger than 64 KB, the PCIe antilocality effect appears: PCIe-remote access delivers higher bidirection bandwidth than PCIe-neighbors (L1 & L2). In fact, the anti-locality effect also exists between L1-PCIeneighbors and L2-PCIe-neighbors in DGX-2, as can be seen, the bandwidth of L2-PCIe-neighbor is slightly better than L1-PCIe-neighbor, showing a second level anti-locality. Finally, all GPU local access bandwidth in these figures staggers at about 4 MB, possibly due to exceeding page boundary.
Intra-Node Collective Communication
Different from P2P communication only including a single sender and receiver, collective communication (CL) involves multiple senders and receivers so it is more complicated. CL generally follows certain patterns, including broadcast, scatter, gather, all-gather, reduce, all-reduce, all-to-all, etc. It is extensively used in many key applications such as deep learning, molecular dynamics, graph analytics, etc. Efficiently implementing CL communication is challenging because (a) it needs to understand the underlying hardware network topology in order to enable orchestrated mapping; (b) it needs to handle the issue of synchronization, overlapping and deadlock; and (c) performance metrics can differ subject to application features (e.g., latency-oriented for small transfers but bandwidth-oriented for large transfers). To relieve these burdens from users, NVIDIA provides Collective Communication Library (NCCL) [22] , [23] , using similar primitives as MPI collectives, while AMD offers RCCL [28] . NCCL currently supports five CL patterns: broadcast, all-gather, reduce, all-reduce, and reduce-scatter.
To offer the maximum bandwidth, NCCL constructs ring network among the communication participants so that broadcasting and reduction can be efficiently realized by partitioning data into small chunks, and transmitting them along the ring in a pipeline fashion. It is claimed that the ring algorithm can provide near optimal bandwidth for most of the standard CL operations and can be easily applied to various network topology [4] . Fig. 18 , as an example, describes how a ring-network is constructed for PCIe, NVLink-V1 and NVLink-V2 in DGX-1s, respectively.
There are two versions of the NCCL library: NCCL-V1 [22] is opensource but only supports intra-node PCIe/QPI interconnect network. NCCL-V2 [22] is closed-source but supports NVLink, PCIe, NVSwitch, NV-SLI, IB and IP networks, and can automatically integrate them to maximize overall bandwidth. Although the combination improves overall performance, it also introduces difficulty in independently measuring the CL communication efficiency for a particular interconnect. Consequently, NCCL-V1 is employed for PCIe CL evaluation while NCCL-V2 is adopted for NVLink/NVSwitch/NV-SLI CL evaluation.
DGX-1 CL Communication
CL Latency. Fig. 19 illustrates CL communication startup latency with respect to the number of GPUs involved for NCCL-V1 and V2 on the two DGX-1 platforms respectively, corresponding to PCIe/QPI and NVLink. We have the following observations: (1) latency increases with participating GPUs almost in a linear fashion; (2) comparing (A) and (C), (B) and (D), the behaviors of NCCL-V1 and V2 on the two DGX platforms are similar; (3) comparing (A) (B) with (C) (D), the latency of NVLink increases faster than PCIe (except all-reduce), while NVLink-V2 increases faster than NVLink-V1; (4) for PCIe, all_reduce shows the largest latency. The disalignment of the curves in (B) and (D) for odd number of GPUs (e.g., 3, 5) is likely due to NCCL algorithm design rather than NVLink-V2 P2P NUMA effects, as will be discussed later.
CL Bandwidth. Fig. 20 shows CL's sustainable communication bandwidth with increased number of GPUs under 1 GB payload. As can be seen, (1) for PCIe, CL bandwidth decreases with more GPUs, which is due to bus contention in a tree-network, see Fig. 18A ; (2) for NVLink, however, CL bandwidth essentially increases with more GPUs due to more connected links in a hypercube mesh network, see Figs. 18B and 18C; (3) PCIe and NVLink behavior on P100-DGX-1 and V100-DGX-1 are in similar trend. However, NVLink-V2 exhibits significantly better bandwidth with 4 GPUs ($1.6x) and 8 GPUs ($2x) compared to NVLink-V1, showing the strength of dual-links and backbone ring ( Fig. 18 ); (4) the NUMA effects appear quite significant with 5 GPUs, implying that there can be a congestion when forming a NCCL ring among 5 GPUs (e.g., with G0-G4 in Fig. 18 , G4 would be isolated from the fully-connected upper-plane comprising G0-G3. As G4 is only connect to G0, it relies on G0 for bidirectional communication and routing, leading to sever performance bottleneck at G0). One should avoid adopting 5 GPUs in their application setup. CL Efficiency on Message Size. Fig. 21 shows CL bandwidth with respect to message size increasing from 8 B to 1 GB for 8 GPUs. As can be seen, for PCIe, CL-bandwidth saturates at about 2 24 ¼ 16 MB; whereas for NVLink, bandwidth saturates around 2 28 ¼ 256 MB. Again, the five CL patterns exhibit similar trend in terms of bandwidth when scaling the message size.
NV-SLI CL Communication
CL Latency and Bandwidth. Since the SLI-system contains only two GPUs, we use histogram figures to show the latency and bandwidth for the 5 CL communication patterns. As can be seen in Figs. 22 and 23 , the latency for NV-SLI is similar, around 18 ms; but for PCIe, reduce and all_reduce show significantly lower latency than the other three, even less than on NV-SLI. The bandwidth are similar for both PCIe and NV-SLI, except that reduce_scatter showing poorer bandwidth than the others on both PCIe and NV-SLI.
CL Efficiency on Message Size. Fig. 24 shows CL bandwidth with respect to message size for the two GPUs. Both PCIe and NV-SLI bandwidth start to saturate at about 2 20 ¼ 1 MB. The figure confirms that reduce_scatter bandwidth is lower than the others for large message size, but at the same time indicating that all_gather delivers a relative low bandwidth with the same message size before saturated.
NVSwitch CL Communication
CL Latency and Bandwidth. Fig. 25 illustrates CL communication latency with respect to the number of GPUs on DGX-2, corresponding to PCIe and NVSwitch. As can be seen, due to UMA for NVSwitch, the five curves in Fig. 25B are rather aligned. Fig. 25B confirms the long latency for all_reduce on tree-based PCIe interconnect, in consistent with Figs. 19A and 19C. Also note that except all_reduce, the other CL primitives show lower startup latency on PCIe than on NVSwitch when the participating GPUs are more than three, implying that the advantage of NVSwitch (as well as NVLink) is on bandwidth rather than latency. This observation is confirmed in Fig. 26 . As can be seen, NVSwitch shows tremendously higher bandwidth than PCIe, particularly for reduce, all_reduce and broadcast. reduce_scatter and all_gather show staggering behavior on bandwidth for NVSwitch; the values are much better with 2, 4, 8 and 16 GPUs than other numbers of GPUs, in consistent with NVLink scenarios in Figs. 20B/20D. Since NVSwitch is UMA, it implies that this staggering issue is not due to interconnect topology but NCCL's implementation.
CL Efficiency on Message Size. Fig. 27 shows CL bandwidth with respect to message size for 16 GPUs on the DGX-2 system. As can be seen, the curves for PCIe in Fig. 27A are in consistent with PCIe in Figs. 21A and 21C: the five curves are mostly aligned for small (e.g., 32 KB) and large (e.g., !32 MB) messages, but not the case in-between for reduce and broadcast. This divergence also appears for NVLink-V1 & V2 in Figs. 21B and 21D, but disappears for NVSwitch in Fig. 27B . As NVSwitch is UMA, we suppose this misalignment is brought by the NUMA effect in the PCIe and NVLink networks.
Inter-Node P2P Communication
We measure the latency and bandwidth of inter-node P2P communication on SummitDev Supercomputer [29] and Summit Supercomputer [6] from Oak Ridge National Laboratory. SummitDev is a supercomputer system with 54 nodes. Each node contains two IBM Power-8 CPUs and four NVIDIA P100 GPUs. The GPU interconnect is NVLink-V1. Summit features 4,608 nodes, each with two IBM Power-9 CPUs and six NVIDIA V100 GPUs. The GPU interconnect is NVLink-V2. Both SummitDev and Summit support GPUDirect.
For inter-node P2P, we conduct our measurement under five configurations: (i) GPUDirect-RDMA is to directly access GPU memory among nodes with GPUDirect enabled ("GPUDirect" here refers to a system option. On SummitDev, it is OMPI_MCA_pml_pami_enable_cuda=1. On Summit, it is -smpiargs="gpu".) (ii) PinnedMem-GPUDirect is to first copy data from GPU memory to the pinned host memory, then transfer the data to another node's pinned host memory and finally copy to the targeted GPU memory, with GPUDirect enabled; (iii) PinnedMem is similar to (ii) but with GPUDirect disabled; (iv) UnpinnedMem-GPUDirect is to copy via host SummitDev. From Fig. 28 , we draw the following observations: (i) Until 2 12 ¼ 4 KB, there is little difference among the five curves in terms of both latency and bandwidth; (ii) GPUDirect-RDMA shows the worst performance in the range from 4 to 64 KB for latency and from 4 to 256 KB for bandwidth, especially at 32 KB. This is possibly due to limitations in some chipsets for P2P access through the CPU/ IOH [30] ; (iii) From 4 MB on, GPUDirect-RDMA shows its advantage on bandwidth and obtains its optimal bandwidth -12 GB/s at 64 MB. However, this is still lower than the PinnedMem-GPUDirect scheme, which demonstrates more than 14 GB/s sustainable bandwidth with large message size; (v) it is also interesting to observe that the bandwidth of GPUDirect-RDMA actually degrades dramatically after 64 MB, implying that breaking large messages into multiples of 64 MB could be a better way to transfer in practice on SummitDev.
Summit. Regarding Fig. 29 , we have the following observations: (i) Unlike SummitDev, GPUDirect-RDMA shows the best performance among the five configurations on Summit: it always delivers the lowest latency, especially for small message size ( 1 MB); it always exhibits the highest bandwidth, especially for large message size (!16 KB). Meanwhile, the strange performance drop (i.e., latency increase and bandwidth degradation) in Fig. 28 for SummitDev, disappears in Fig. 29 for Summit. These two points suggest that the technology of GPUDirect has been improved significantly from Sum-mitDev to Summit, and becomes the best choice for GPU inter-node communication.
Inter-Node Collective Communication
Regarding inter-node collective communication, we measure the latency and bandwidth with respect to the number of participant nodes on both SummitDev and Summit. We tune the number of nodes from 2 to 8, with 1 Figs. 30C and 31C . We tried to illustrate the difference between enabling and disabling GPUDirect, but found that the results are in fact very similar. We suspect that GPUDirect-RDMA is internally enabled in NCCL-V2.
CL Latency. As shown in Fig. 30A , for SummitDev's IB fat-tree network, the latency-change for performing the five CL operations remains flat when scaling the number of nodes, except all-reduce. Similar observation is also drawn in Fig. 31A for Summit, the divergence is much less for allreduce. This may imply that it is a joint-effect of algorithm implementation in NCCL and the interconnect technology of GPUDirect. Fig. 31 . Nevertheless, the bandwidth overall remains unchanged. This is different from the bandwidth scenarios exhibited by both PCIe (decreasing) and NVLink (increasing) in the inter-node P2P communication study.
CL Efficiency on Message Size. Finally, the bandwidth for the five CL operations converge and saturate around 32/64 MB message size, demonstrating nearly 16/32 GB/s sustainable peak bandwidth on SummitDev in Fig. 31C , and Summit in Fig. 31C , respectively. Overall, Summit delivers much better GPU inter-node communication performance than SummitDev.
GPU INTERCONNECT BENCHMARKING
The microbenchmarking exhibit some basic characteristics of modern GPU interconnects. However, in terms of real multi-GPU applications, their impact remains unknown. In this section, we use the Tartan Benchmark Suite [25] to evaluate the impact of the GPU interconnect. The applications are listed in Table 3 . Particularly, we focus on two aspects: (1) the impact of a faster GPU interconnect such as NVLink, compared with PCIe on intra-node scale-up applications; (2) the impact of GPUDirect-RDMA on internode scale-out applications. We perform two types of scaling measurement: (a) strong scaling, which fixes the problem size and measures the time reduction when increasing the number of GPUs; (b) weak scaling, which measures the time reduction when increasing the number of GPUs with fixed problem size per GPU. For overall performance, we use the entire application speedup (measured by CPUside time command for whole application elapsed-time) as the performance metric, making a fair comparison across applications. For scale-up applications, we use the vendor-provided nvprof to measure the three types of GPU communication: HostToDevice (H2D), DeviceToHost (D2H) and DeviceToDevice (D2D) in order to gain more knowledge about the underlying communication pattern. All the reported data points of the figures in this section are the average results of multiple times' execution.
Intra-Node Scale-Up
For intra-node scale-up scenarios, we evaluated the seven scale-up applications on P100-DGX-1 and V100-DGX-1, with and without NVLinks. Since many of these applications are hard-coded to leverage all the available GPUs in the system, we configure the system environment through export CUDA_VISIBLE_DEVICES = x to manipulate the number of GPUs being visible to the applications. Figs. 32 and 33 illustrate the break out of the latency for the three types of communication (i.e., H2D, D2H, and D2D) regarding the original implementation (i.e., Baseline) and the modification based on NCCL, for intra-node strong and weak scaling on P100-DGX-1. The intention is that the original implementation will show the performance of PCIe, while our modification in Tartan would convert a big portion of CPU-GPU communication to GPU-GPU communication, so as to show the performance gain from NVLink. Figs. 34  and 35 show the results on V100-DGX-1. The performance change of the entire application is given in the supplementary file, which can be found on the Computer Society Digital Library at http://doi.ieeecomputersociety.org/10.1109/ TPDS.2019.2928289, due to space limitation.
Impact of NVLink. Although our observation from microbenchmarking in Section 3 show that NVLink can significantly improve inter-GPU communication efficiency, based on these figures, it is clear that those improvements do not directly transform into overall communication latency reduction, nor the whole application speedup (see the supplementary file, available online); except CSM and GMM, there is not very significant difference between the Baseline and NCCL bars for both platforms. There are several reasons behind this. First, based on our experience on assessing the over 50 multi-GPU application candidates, most of those scale-up cases are based on master-slave programming model, where the CPU is the master, handling the sequential portions of code and GPUs are the slaves, processing the parallel portions. Under this model, communication only occurs between CPU and GPUs; no inter-GPU transaction is presumed. In addition, the CPU-GPU communication is also highly optimized. This is true for CSM, GMM, KMN, MTC, PLN and TRK. For CSM, PLN, GMM, and TRK, we manage to convert some CPU-GPU communication into GPU-GPU communication through NCCL. As can be seen, for CSM, the effect is obvious: a large portion of the D2H and H2D communication is replaced by D2D. For GMM, although we gained $6% latency reduction, from the nvprof trace file, we did not observe any D2D communication transactions (but rather D2H and H2D) before/after NCCL's BroadcastKernelSmall() kernels. This is potentially caused by the flexible design strategy adopted by NCCL-V2 to efficiently leverage all available interconnect bandwidth (Section 3.2). When the data size per transmission is small, it may not choose D2D communication via NVLink. Similar conditions also observed for PLN and TRK. For KMN and MTC, there is no GPU-GPU communication at all. The D2D in KMN is actually local data movement within the same GPU. CNN is another case. For CNN, the figures do not show bars under 8 GPUs because CNN implementation requires arbitrary data copying among arbitrary peers at runtime, which currently fails when 8 GPUs are utilized, since not every two GPUs are directly connected by NVLink under the current NVLink topology. As it internally uses cudaMemcpyDefault and unified-space for data copying across GPUs, NVLink is already internally enabled by CUDA for an NVLink-equipped machine such as DGX-1. We tried to modify the CNN code so that PCIe can be essentially enforced but did not run correctly with success. This is why the two bars of CNN exhibit the same value for all four figures. It is also interesting to see that when more than 4 GPUs participant in the computation, the D2H communication increases dramatically, potentially due to the gradient merging overhead in the back-propagation. Second, since today's scale-up applications are mostly based on the master-slave programming model, communication often only accounts for a small fraction of the total execution time, let alone the inter-GPU communication which tended to be avoided previously when creating applications, thus hardly become the system bottleneck. Finally, employing NVLink (either P2P or CL) introduces additional overhead (e.g., enable/disable peer access, routing, NCCL initialization, etc). To summarize, a faster GPU interconnect such as NVLink has been reported to be beneficial for accelerating modern deep-learning frameworks [31] , [32] . However, regarding general GPGPU applications, without (i) replacing the underlying CPU-centric master-slave programming model by a more distributed parallelization model, or (ii) migrating the communication master role to a GPU (e.g., off-loading GPU communication control from CPU to GPU via techniques such as NVSHMEM [33] ), optimized inter-GPU communication via faster intra-node GPU interconnect such as NVLinks can hardly become significant enough to lift the entire application's speedup. Therefore, we believe that this observation paves the road for developing interconnect-friendly programming models for multi-GPU scale-up scenarios so that faster interconnect (e.g., NVLinks) can truly play a role in improving the overall application efficiency.
Inter-Node Scale-Out
For inter-node scale-out scenarios, we run the seven scaleout applications from Tartan on SummitDev and Summit (see Table 1 ), with each MPI rank binding to a node using only a single GPU. Similar to the discussion in Section 3.3, we measured the overall application performance under five scenarios: GPUDirect-RDMA, PinnedMem-GPUDirect, PinnedMem, UnpinnedMem-GPUDirect and UnpinnedMem.
Figs. 36 and 37 illustrate the speedups with respect to single-node UnpinnedMem for strong and weak scaling tests, respectively, on SummitDev. Figs. 38 and 39 illustrate the speedups for strong and weak scaling on Summit. As can be seen, compared with the intra-node scale-up cases, the MPI-based inter-node scale-out applications exhibit much better scaling behavior in both strong and weak scaling tests, implying that compared with the intra-node fast interconnect, the inter-node network is much easier to become the system bottleneck. Improving inter-node network speed can lead to significant performance gain for multi-GPU applications.
Regarding to GPUDirect-supported IB interconnect, we have the following observations: (i) Enabling GPUDirect can bring immediate performance enhancement, whether or not the transmitted data reside in CPU memory or GPU memory; (ii) Using pinned memory is also beneficial, especially in coordination with GPUDirect enabled; (iii) GPUDirect +RDMA can be especially helpful in certain applications (e.g., BRQ and MAM) for SummitDev, and overall for Summit. This is potentially due to the significant improvement on GPUDirect-RDMA performance in Summit than Summit-Dev; (iv) Overall, the multi-node performance scaling on Summit is less obvious than on SummitDev, especially for strong scaling. This is not due to any degradation in communication efficiency in Summit, but essentially the reverse: Summit improves the fundamental communication bandwidth, which enhances the baseline performance. That is why the relative speedups drop on Summit, compared to SummitDev. Overall, we suggest the application developers to adopt PinnedMem-GPUDirect for SummitDev, and GPU-Direct-RDMA for Summit.
All in all, for scale-out applications to benefit from a faster inter-node interconnect (e.g., IB-RDMA), the major difficulty is not from the hardware or the application, but from the communication abstract interfaces such as MPI. If a new MPI implementation can internally integrate NCCL, further harvesting multi-GPU interconnect performance (e.g., NVLink and IB-RDMA) can be much more easier. Again, initiating communication completely on the GPU side without CPU intervention (e.g., via GPUDirect-Async [34] or GPU-triggered networking [35] ) may also be critical for good GPU performance delivery. Modern GPU interconnect technologies such as NVLink are claimed to be transparent but in reality it is more complicated to be leveraged for high performance.
(1) NUMA effect. Among the five types of intra-node GPU interconnect techniques, PCIe, NVLink-V1 and V2 show strong NUMA effect in the tested platforms, due to various reasons including topology, position, connectivity, routing, sharing, chipset, etc. NVSwitch and NV-SLI show UMA. (2) Heterogeneity. All the tested platforms incorporate more than one type of interconnect network. These networks have their own characteristics and can work exclusively, concurrently, or cooperatively, depending on the system design. Therefore, one has to handle the interconnect heterogeneity: choosing one interconnect over the others (e.g., NVLink shows strong advantage on bandwidth rather than latency over PCIe), leveraging them simultaneously, or cooperatively integrate them as an inclusive solution. This is especially difficult at runtime. (3) Communication Efficiency. There are several factors restricting the delivery of optimal communication performance, including message size, system design (dual isolated subnetworks in Summit and SummitDev), hardware limitation (e.g., PCIe anti-locality, GPUDirect-RDMA in SummitDev), and library implementation (e.g., NCCL on DGX-1 with 3 and 5 nodes). All these lead to the difficulties in leveraging modern GPU interconnect for high-efficient inter-GPU communication.
Our evaluation motivates the following research directions: (1) Developing novel multi-GPU programming models. Existing multi-GPU programming models rely on CPUoriented parallel programming models, such as OpenMP and MPI, to manage multiple GPUs. Consequently, either there is a mismatch (e.g., CPU-master-GPU-slave model can hardly benefit from inter-GPU network), or there is a legacy in adopting new GPU interconnect technologies (e.g., integrating NCCL into MPI, as it is shown that NCCL delivers better communication efficiency than MPI on all-reduce [36] ). Therefore, new multi-GPU programming models are highly desired, especially those that are adaptive, portable, tractable, and being able to effectively address the complexity aforementioned. In addition, existing multi-GPU algorithms are usually designed to minimize or even eliminate communications, due to the huge performance gap between local access and remote access (e.g., via PCIe). With the emergence of new GPU interconnect, and foreseeing their fast development trend, it may be the right time to reconsider the role of inter-GPU communication when designing new parallel models and algorithms. (2) Developing practical multi-GPU performance models. This is for performance prediction, optimization, and analytics in multi-GPU application development and tuning. In addition, an appropriate performance model is crucial for GPU task allocation, scheduling and migration in a shared environment (e.g., Cloud and HPC centers). (3) Developing new communication patterns and libraries for better matching the underlying interconnect and delivering high-performance. For example, regarding the dual-subnetwork interconnect topology for NVLink in Summit, it is worth to figure out how to efficiently distribute and exchange data among the two islands, taking data reuse and X-bus bandwidth into consideration. Give another example, a recent work shows that a 2D-Torus communication pattern can deliver better communication efficiency than NCCL's ring pattern for all-reduce [3] . This new pattern can be obviously migrated from inter-node to the intra-node NVLink interconnect in DGX-1s, or NVSwitch in DGX-2, where multiple communication ring-paths can be constructed. This is especially desired when porting traditional CPU-based HPC applications onto the new GPU-based pre-exascale systems, such as Summit [6] , Sierra [7] and Perlmutter [37] . As part of the community effort, we are planning to pursue these research directions in our future work with our past experience on GPU analytic modeling [38] , [39] , [40] and performance optimization [41] , [42] , [43] , [44] , [45] , [46] , [47] , [48] , [49] , [50] , [51] .
RELATED WORK
Intra-Node GPU Computing. Spafford et al. [52] analyzed the NUMA effects in a multi-GPU node and provided optimization guidance. Kim et al. [15] proposed to rely on hybridmemory-cubes (HMCs) to build a memory network for simplifying multi-GPU memory management and improving programmability. Wang et al. [53] presented a design to realize GPU-Aware MPI to support data communication among intra-node GPUs with standard MPI. Ben-Nun et al. [54] described an automatic multi-GPU partition framework to distribute workload based on their memory access patterns. Cabezas et al. [55] showed a software solution, including programming interfaces, compiler support and runtime, to partition GPU kernels for multi-GPU execution in a single node. Finally, Sun et al. [56] evaluated the potential performance benefit and tradeoffs of AMD's Radeon Open Compute (ROC) platform for Heterogeneous System Architecture (HSA).
Multi-Node GPU Computing. For MPI-based multi-node GPU computing, Wang et al. [57] introduced a MPI design that integrates CUDA data movement transparently with MPI. Gysi et al. [58] proposed a hardware approach to overlap computation and communication in a GPU cluster. Klenk et al. [59] analyzed the exascale proxy applications on their communication patterns and proposed a matching algorithm for GPUs to comply with MPI constraints. Awan et al. [60] proposed a pipelined chain design for MPI broadcast collective operations on multi-GPU nodes to facilitate various deep learning frameworks.
CONCLUSION
In this paper, we characterize and evaluate six types of modern GPU interconnects, including PCIe, NVLink-V1, NVLink-V2, NV-SLI, NVSwitch, and InfiniBand with GPU-Direct-RDMA, using the Tartan Benchmark Suite over six GPU servers and HPC platforms: NVIDIA's P100-DGX-1, V100-DGX-1, DGX-2, RTX2080-SLI systems, and ORNL's SummitDev and Summit supercomputers, covering both Peer-to-Peer and Collective communication patterns. We addressed four new types of NUMA effects for intra-node GPU communication, and proposed some insightful observations for enabling practical optimization guidelines. This evaluation study attempts to help the HPC community to push forward multi-GPU research and development, particularly the construction of more mature multi-GPU programming, execution, and performance models.
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